

Advanced Analog Integrated Circuits


Switched Capacitor Gain Stages

Bernhard E. Boser

University of California, Berkeley


boser@eecs.berkeley.edu

Copyright © 2016 by Bernhard Boser




OpAmp versus OTA

OpAmp




OTA




- Low output resistance (voltage source)
- Buffer benefits from high g_m
- Gain independent of R_L
- Often preferable with BJT

- High output resistance (current source)
- No buffer
- Can't "drive" low R_L
- Preferable with MOS




Gain Stages

Resistive Feedback




Gain Stages

Resistive Feedback




Capacitive Feedback




Transconductor Choices

BJT

MOS



Aside: MOS Voltage Buffers



Advanced Analog Integrated Circuits


Switched Capacitor Gain Stage

Bernhard E. Boser


University of California, Berkeley

boser@eecs.berkeley.edu

Copyright © 2016 by Bernhard Boser




SC Gain Stage





Switches controlled from non-overlapping 2-phase clock:

Note: **important** details of clocks and switches will be discussed later.



Multiphase Clock Generators




http://ece-research.unm.edu/jimp/vlsi/slides/chap5_2-34.gif


Spectre:

```


    phil (vphil 0) vsource type=pulse val0=0 val1=1.8
+ period=1/fs width=0.45/fs delay=0.01/fs
    
```




Phase 1



$$Q_{x1} = -v_i C_1 + 0 \cdot C_2$$




Phase 2



$$Q_{x2} = 0 \cdot C_1 = v_o \cdot C_2$$

$$= Q_{x1}$$




Charge Conservation



Since no charge escapes when switching from phase 1 to phase 2:

$$Q_{x1} = Q_{x2}$$

$$\therefore \frac{V_0}{V_2} = 1 + \frac{C_1}{C_2}$$



Transient Analysis



Advanced Analog Integrated Circuits


Time Invariant Circuits

Bernhard E. Boser

University of California, Berkeley


boser@eecs.berkeley.edu

Copyright © 2016 by Bernhard Boser



Switched Capacitor Circuits

- Signals valid @ discrete times (clock) f_s
- Spectrum: $0 \dots f_s/2$
- SC : OTAs, switches, caps
- SC circuit apps
 - amp, (non) inverting
 - integrators → filters ← 240C
 - $1/f$, offset 240B



Time Invariant and Linear

• SC gain \rightarrow linear
 $v_o \propto v_i$


• Time variant

• AC ?

periodic :

op \rightarrow pss

ac \rightarrow pae



Periodic ac Simulation (Spectre)

- Perform first a “periodic operating point analysis”:


```
pss1 pss fund=fs maxacfreq=20*fs
```

```
+errpreset=conservative harmonicbalance=no
```

- fund is the sampling frequency
- maxacfreq is the highest frequency from which folding noise is relevant. Run several circuit simulations, doubling the value each time until the result no longer changes.

- Now perform the ac analysis:

```
pac1 pac start=1k stop=10G log=100
```



Advanced Analog Integrated Circuits


Sampling Noise

Bernhard E. Boser

University of California, Berkeley


boser@eecs.berkeley.edu

Copyright © 2016 by Bernhard Boser




Sampling Noise


Noise in phase 1 (sampling phase):



Voltage across C_1 :




Ref: B. Murmann, *Thermal noise in track-and-hold circuits: Analysis and simulation techniques*, IEEE Solid-State Circuits Magazine, vol. 4, issue 2, Spring 2012, pp. 46-54.



Noise Folding

$$N = \frac{T_s}{\tau} = \frac{1}{f_s \tau}$$



Noise densities:

Continuous time

$$\overline{v_{ct}^2} = 4kTR$$

Discrete time


$$\overline{v_{dt}^2} = \frac{kT}{C} \cdot \frac{2}{f_s}$$

Ratio:


$$\frac{\overline{v_{dt}^2}}{\overline{v_{ct}^2}} = \pi \frac{f_{-3dB}}{f_s} \gg 1$$

$$= \frac{kT}{C} \cdot \frac{2}{f_s} \cdot \frac{1}{4kTR} = \frac{1}{2f_s RC} = \frac{N}{2}$$

Ken Kundert, <http://www.designers-guide.org/analysis/sc-filters.pdf>



Sampled RC Noise Spectrum





$$S_y(f) = \frac{k_B T_r}{C} \frac{2}{f_s} \frac{1 - e^{-2a}}{1 + e^{-2a} (1 - \cos 2\pi f T)}$$


$$a = \frac{T}{R_{sw} C} = \frac{T}{\tau} \quad \text{and} \quad T = \frac{1}{f_s}$$

$$\int_0^{f_s/2} S_y(f) df = \frac{k_B T_r}{C}$$

[dB]



Effective Noise Bandwidth



Advanced Analog Integrated Circuits


SC Noise Analysis

Bernhard E. Boser


University of California, Berkeley

boser@eecs.berkeley.edu

Copyright © 2016 by Bernhard Boser





Circuit for Noise Analysis




Assumpⁿ tions:

- $R_{out} \ll 1/g_m$, $R_{eff} \rightarrow \infty$
- OTA, th. noise
-

Noise in Phase 1




Equipartition Principle




$$\frac{1}{2} \frac{Q^2}{C} = \frac{1}{2} C V^2 \approx \frac{1}{2} k_B T$$

$$Q_x^2 = kT \cdot (C_1 + C_2 + C_x)$$




Noise in Phase 2




$$\sqrt{v_{nq}^2} = 4kT \frac{\alpha f}{g_m} \cdot \Delta f$$

- ~~$N_{sw} = 4kT \cdot R_{on} \cdot \Delta f \left(\frac{C_1}{C_2} \right)^2 |H(j\omega)|^2$~~
- $N_a = 4kT \frac{\alpha f}{g_m} \cdot \Delta f \cdot \left(1 + \frac{C_1}{C_2} \right)^2 |H(j\omega)|^2$
- $$\frac{N_a}{N_{sw}} = \frac{\alpha f}{g_m \cdot R_{on}} \cdot \frac{\left(1 + \frac{C_1}{C_2} \right)^2}{\left(\frac{C_1}{C_2} \right)^2}$$



Total Integrated Amplifier Noise




$$\beta = \frac{C_2}{C_1 + C_2 + C_x}$$

$$C_{L \text{ to } L} = C_L + (1 - \beta) \cdot C_2$$

$$BW = \frac{1}{R_o C_{\text{total}}} = \frac{\beta \cdot g_m}{C_{\text{total}}}$$

$$\sqrt{N_{oa}^2} = 4 h \bar{c} \frac{\alpha f}{g_m} \cdot \frac{1}{\beta^2} \frac{BW}{4} = \left[\frac{\alpha f \cdot h \bar{c}}{\beta} \frac{1}{C_{\text{total}}} \right]$$



Total Noise from Phases 1 & 2

$$\overline{v_{\phi_1}^2} = \frac{q_x^2}{C_2^2} = \frac{kT}{C_2} \cdot \frac{C_1 + C_2 + C_x}{C_2} = \frac{kT}{\beta \cdot C_2}$$

$$\overline{v_{\phi_2}^2} = \frac{\alpha \gamma}{\beta} \frac{kT}{C_{Ltot}}$$

$$\overline{v_{out}^2} = \frac{kT}{\beta} \left(\frac{1}{C_2} + \frac{\alpha \gamma}{C_{Ltot}} \right)$$

Advanced Analog Integrated Circuits


Noise Simulation

Bernhard E. Boser

University of California, Berkeley

boser@eecs.berkeley.edu

Copyright © 2016 by Bernhard Boser



Methods to Simulate Noise for Verification

1. .noise analysis

- Linear time-invariant circuits only
- For time variant circuits, simulate each phase separately and combine results manually (as in hand analysis)

2. Periodic noise analysis

- Analog to **pac**
- Perform pss analysis first


pnoise

3. Transient noise analysis

- Closest to “reality”, very general
- Average results from many simulations
- Good alternative when pss has convergence problems
- Can be slow ...

Refs: B. Murmann, *Thermal noise in track-and-hold circuits: Analysis and simulation techniques*, IEEE Solid-State Circuits Magazine, vol. 4, issue 2, Spring 2012, pp. 46-54.

Ken Kundert, *Simulating Switched-Capacitor Filters with SpectreRF*,
<http://www.designers-guide.org/analysis/sc-filters.pdf>



Periodic Noise Simulation (Spectre)

- Perform first a “periodic operating point analysis”
- Then perform the pnoise analysis:

```
pnoise1 pnoise (vo 0) fund=fs start=0 stop=fs/2
+noisetype=timedomain maxsideband=150
+noisetimepoints=[ 1us ]
```

- `noisetype=timedomain` instructs the simulator to compute the spectrum of discrete time noise samples at specified sampling instances
- `maxsideband=150` sets the maximum frequency relative to `fs` for which noise folding is significant. Try doubling this value and increase until simulator output converges.
- `noisetimepoints=[1us]` is the sampling instance. For the SC gain stage, this is near the end of phase 2
- See simulator docs and <http://www.designers-guide.org/analysis/sc-filters.pdf>

